Abstract: Two specialized digital SRAM in-memory computing (IMC) macros were implemented using a 5nm process: (1) a high-efficiency (HE) macro, and (2) a high-density (HD) macro. The HE macro achieves ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback