Hosted on MSN8mon
TSMC to build base dies for HBM4 memory on its 12nm and 5nm nodes
At the European Technology Symposium 2024 this week, TSMC said that it would build HBM4 base dies using its 12FFC+ (12nm-class) and N5 (5nm-class ... company's established 16nm FinFET technology ...
Design-Reuse5y
Synopsys and TSMC Collaborate to Develop Portfolio of DesignWare IP for TSMC 5nm FinFET Plus (N5P) Process
IP on TSMC's 5-nanometer (nm) FinFET Plus (N5P) Process. The DesignWare IP solutions for TSMC's N5 process will enable designers to achieve aggressive performance, density, and power targets for their ...
Computing4mon
TSMC plans 3nm fabrication facility in Taiwan, not the US
TSMC is continuing to back the 7nm FinFET (Fin Field Effect Transistor) process for 5nm - essentially a "3D" non-planar transistor that, literally, resembles a fin, hence the name. However ...
Design-Reuse1y
PHY for PCIe 5.0 and CXL for TSMC 5nm FinFet
Cadence 32G NRZ multi-protocol PHY The Cadence® 32/25Gbps Multi-Link and Multi-Protocol PHY IP for TSMC 5nm FinFET is a high-performance SerDes operating from 1.25Gbps to 32Gbps and specifically ...