Hosted on MSN8mon
TSMC to build base dies for HBM4 memory on its 12nm and 5nm nodes
At the European Technology Symposium 2024 this week, TSMC said that it would build HBM4 base dies using its 12FFC+ (12nm-class) and N5 (5nm-class) process technologies, reports AnandTech.
CRN2y
Chip Startup Ceremorphic Seeks AI, HPC Edge With New 5nm Design
CEO Venkat Mattela says Ceremorphic is one of the few chip startups to have access to TSMC’s 5-nanometer node, but its real differentiation will from technologies it’s designed in house that ...
Design-Reuse4mon
M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
Hsinchu, Taiwan -- September 26, 2024 – M31 Technology Corporation, a leading global provider of silicon intellectual property (IP), today announced that its cutting-edge ONFi5.1 I/O IP achieved ...
Hosted on MSN8d
Record Q4 Results Assert TSMC’s Semiconductor Dominance
Taiwan Semiconductor Manufacturing Company ($TSM), or TSMC for short, wrapped up 2024 on a high note, posting record-breaking ...
CRN4y
Intel May Outsource Production Of Some Top Chips To Samsung, TSMC: Report
If Intel decides to increase its output at TSMC with higher-performance products, the chipmaker would do initial testing on the foundry’s 5nm node and then have chips manufacturing using the ...